Project Overview and Specifications
This walkthrough follows the design process of a hypothetical 2.4 GHz, 10W power amplifier for WiFi 6 applications. The example application requires high efficiency (>40% PAE), excellent linearity for OFDM signals, and robust thermal performance in a compact form factor.
Example Design Specifications
- • Frequency: 2.4-2.5 GHz
- • Output Power: 10W (40 dBm)
- • Gain: 28 ± 1 dB
- • PAE: >40% @ P1dB
- • P1dB: >39 dBm
- • Supply Voltage: 28V
- • EVM: <-25 dB (64-QAM)
- • Operating Temp: -40°C to +85°C
- • Size: 15 × 10 mm maximum
- • Cost Target: <$8 in 10K volume
Transistor Selection and Analysis
Device selection is arguably the most critical decision in PA design, directly impacting performance, cost, and design complexity. For a 2.4 GHz, 10W application like this one, the usual candidates are GaN HEMT, LDMOS, and GaAs pHEMT technologies.
Device Comparison Matrix
| Technology | Power Density | Efficiency | Cost |
|---|---|---|---|
| GaN HEMT | 5-8 W/mm | 50-65% | $$$$ |
| LDMOS | 1-2 W/mm | 40-55% | $$ |
| GaAs pHEMT | 0.5-1 W/mm | 35-50% | $$$ |
Example choice: a GaN on SiC HEMT in the 15W class such as the Qorvo TGF2023-SM, with good thermal performance (Rth = 8°C/W, typical datasheet value, example)
Large-Signal Device Modeling
Accurate device modeling is essential for successful PA design, particularly for efficiency optimization and linearity prediction. Load-pull simulations at the target frequency and power level are used to find the optimal load impedances. The values below are illustrative examples.
Example Optimal Impedances (Current Generator Reference)
Input Matching Network Design
The input matching network transforms the 50Ω system impedance to the optimal source impedance while providing DC bias insertion and stability.
Example Input Network Component Values
Primary Matching:
- • L1: 3.9 nH (series)
- • C1: 1.8 pF (shunt)
- • L2: 2.2 nH (series)
- • C2: 0.8 pF (shunt)
Stability & Bias:
- • R_stab: 10 Ω (series)
- • C_stab: 100 pF (series)
- • L_bias: 100 nH (RF choke)
- • C_bias: 1000 pF (bypass)
Output Matching Network Design
The output matching network is more challenging than the input due to higher power levels, harmonic content, and the need for harmonic suppression. A multi-section approach combining fundamental matching with harmonic termination is a common choice. Example design targets:
- Output return loss better than -12 dB across the band
- 2nd harmonic suppression exceeding -30 dBc
- 3rd harmonic suppression exceeding -35 dBc
Bias Network and Thermal Design
Thermal design is critical for the 10W power level. In this example, gate bias is set at -2.8V for Class AB operation, providing a compromise between efficiency and linearity.
Thermal Management
- Multi-layer PCB with extensive thermal vias
- Large ground plane as heat spreader
- Predicted junction temperature rise: 65°C above ambient
PCB Layout and Implementation
High-frequency PCB layout requires careful attention to transmission line design, via placement, and thermal management.
Example PCB Design Specifications
- • Layer 1: RO4350B (0.1mm)
- • Layer 2: FR-4 Ground (0.1mm)
- • Layer 3: FR-4 Power (0.1mm)
- • Layer 4: RO4350B (0.1mm)
- • Total thickness: 0.8mm
- • 2oz copper on all layers
- • 0.2mm thermal vias (48 total)
- • Large ground plane heat spreader
- • Thermal pad 5×5mm
- • Rth(pcb): 15°C/W
What to Measure Before Sign-off
Before a design like this is signed off, each key parameter should be checked on the bench against its target. The table below lists the example targets and a typical way to verify each one.
Verification Plan
| Parameter | Example target | How to verify |
|---|---|---|
| Gain @ 2.45 GHz | 28 ± 1 dB | VNA small-signal S21 at 2.45 GHz |
| PAE @ 10W | >40% | Power meter plus DC supply current at rated output power |
| P1dB | >39 dBm | Input power sweep, find the 1 dB gain compression point |
| 2nd Harmonic | <-30 dBc | Spectrum analyzer at rated output power |
Key Challenges & Solutions
Common Challenges in a Design Like This
Challenge: Thermal management
- • Solution: Multi-layer thermal via array and large ground plane
- • Why it matters: Lower junction temperature improves reliability and keeps gain and output power stable
Challenge: Component tolerance sensitivity
- • Solution: Broader matching bandwidth and component screening
- • Why it matters: A tolerance-robust match helps more boards meet spec without hand tuning
Challenge: EMI/harmonic compliance
- • Solution: Enhanced harmonic filtering and shielding
- • Why it matters: Harmonic and spurious emissions must stay within regulatory limits
Key Design Insights
- Device selection is critical - consider power density, efficiency, and cost
- Load-pull analysis is essential for optimizing efficiency and output power
- Thermal management becomes dominant at power levels above 5W
- Component tolerances significantly impact yield - design for robustness
- Harmonic suppression requires dedicated filtering networks
Related Resources
Use our calculators to design matching networks for your power amplifier projects:
Related Articles
High-Frequency Design Principles
Essential concepts for designing high-frequency PCBs and RF circuits.
Impedance Measurement Techniques
Learn about VNA measurements, TDR analysis, and signal integrity testing.
Impedance Matching Guide
Comprehensive guide to impedance matching techniques and networks.
RF & Microwave Applications
Learn about impedance requirements for RF and microwave circuit design.